6

Extraction of DC-Biased SFQ Circuit Verilog Models

Year:
2018
Language:
english
File:
PDF, 872 KB
english, 2018
17

Flux Trapping Analysis in Superconducting Circuits

Year:
2017
Language:
english
File:
PDF, 640 KB
english, 2017